Abstract-Distributed generation (DG) has gained popularity in recent years due to the increasing requirement for renewable power sources. A problem that exists with DG systems is the islanding of DG units that creates safety issues for personnel as well as the potential for damage to utility infrastructure. Therefore, islanding detection methods are utilized to mitigate the risk of islanded operation of DG units. A new passive method of islanding detection based on the signature of the pulse width modulation voltage harmonics is proposed. The viability of the algorithm is investigated with the use of an analytical and time-domain model of the inverter and further validated with experimental results. Furthermore, an extension of the detection scheme is proposed for use in multi-inverter scenarios composed of adaptive frequency hopping to eliminate unwanted tripping.
As a consequence, a diverse range of islanding detection methods have been developed and reported in the literature each with their merits and limitations.
The two main categories of islanding detection are passive and active methods. Passive methods consist of the detection of islanding through noninvasive means whereas active methods introduce a small perturbation to the grid current and thereby has some impact on power quality. The advantage of the active methods is the reduction/elimination of the nondetection zone (NDZ). In addition to the two main groups, there are also detection methods that rely on communication with the grid and inverter.
A variety of passive methods have been reported in the literature such as over/under voltage protection (OVP/UVP) and over/under frequency protection (OFP/UFP) methods [3] . These basic types of detection methods have a large NDZ and therefore are not sufficient in most applications of DG systems. Other types of passive detection methods include voltage phase jump [5] , harmonic voltage or current detection methods [6] as well as the passive method proposed in [7] which monitors the oscillations in rate of change of frequency at the PCC.
The harmonics-based methods consist of either detecting change in the total harmonic distortion [6] , detecting changes in the individual low-order harmonics [8] , or monitoring the changes in the switching harmonics due to the pulse width modulation (PWM) operation of the inverter [10] .
A few examples of active methods of detection are slidemode frequency shift [11] , active frequency drift and Sandia frequency shift [11] [12] [13] [14] , Sandia voltage shift [12] , methods based on impedance measurement by harmonic injection [15] [16] [17] [18] , impedance measurement by output power shift [8] and impedance measurement by active frequency drift [9] .
Other types of active methods include DQ-frame-based feedback methods [19] ; methods based on the perturbation of the reactive power [20] [21] [22] and second-order-generalized integrator PLL-based methods [23] that introduce a small disturbance in the phase of the inverter current. A more recent method involves a multiprinciple local area measurement and communicationbased scheme where the islanding method is applied to a refinery power system [24] .
Although active methods significantly decrease the NDZ, they share the disadvantage of degrading the power quality to some degree and some of the active methods have the disadvantage of causing instability to the grid in multi-inverter scenarios [25] . Furthermore, with the common prevalence of photovoltaic inverter systems, there may be situations where the islanding detection mechanisms of multiple inverter systems which are connected to the same utility fail to detect islanding due to the interaction between these systems [2] .
II. PROPOSED METHOD
This paper presents a new detection technique that has been developed to overcome the drawbacks of islanding detection schemes reported in the literature. The proposed islanding detection method consists of monitoring the frequency spectrum of the voltage at the PCC V PCC . When islanding occurs, the shunt impedance at the PCC for high frequencies increases and this results in the increase of PWM voltage harmonics. A fast Fourier transform (FFT) is performed on the V PCC signal for each cycle of the fundamental frequency after which the switching harmonic sidebands are compared with the noise floor to obtain a relative magnitude. A lookup table (LUT) is utilized to compare the obtained magnitude to the trip value for the given modulation index. The decision logic then determines whether islanding has taken place and if so, the inverter is shut down. Two sideband harmonic components are used as the signature of the inverter's harmonics for the detection of islanding which provides a degree of immunity from false tripping due to external noise sources.
While PWM harmonic voltage-based anti-islanding has been reported in [10] , no experimental demonstration has been performed. The proposed method differs from the method reported in [10] through utilization of multiple harmonic components, thereby detecting the unique signature of the inverter under consideration for the purposes of noise immunity. Further extension of the algorithm whereby the PWM frequency is varied upon encountering multi-inverter interference is also investigated.
Furthermore, the limitations common to both the proposed method and the method reported in [10] due to large capacitive loads, as well as the positive effect of series impedance of the capacitive load on the ease of detection are investigated.
III. MODELING OF INVERTER LCL FILTER AND UTILITY GRID
In order to analyze the behavior of the grid-connected inverter upon islanding, it is necessary to establish a model of the system at the high frequency level. The schematic given in Fig. 1 represents the inverter's LCL filter, the RLC load, and the grid. The RL represents a combination of the most common resistive and inductive loads while C represents capacitance for any power factor correction or harmonic filtering. The grid can be considered a short circuit at the high frequencies of interest due to the large capacitor banks that are common for power factor correction. However, the series impedance (Z grid ) of the power lines (1) [26] . For the H-bridge inverter under investigation, a unipolar PWM modulation scheme is utilized and therefore the harmonics appear centered around integer multiples of the switching frequency (10 kHz), starting from double the switching frequency onwards as illustrated in Fig. 2 , where the harmonic orders are normalized to the 50 Hz fundamental. As can be seen, the two side bands at 20 kHz ±50 Hz have the highest magnitude
According to IEEE standard 519-1992, current harmonics over the 35th order generated by the inverter must be lower than 0.3% of the maximum load current for short-circuit current ratios lower than 20. Therefore, the inverter LCL filter can be designed to meet these regulations. For the purposes of analysis and experiment, the following inverter specifications given in Table I are used.
For the ease of analysis, the inverter consisting of the VSC and LCL filter can be simplified by a Thévenin equivalent circuit as shown in Fig. 3 where e th (h) and Z th (h) are given by (2) and (3), respectively. The impedance seen by the inverter before and after islanding for the parallel RLC load is defined by (4) and (5) . Therefore, the voltage harmonics present at the PCC before and after islanding can be evaluated as given in (6) and (7):
. |Z preislanding (h)| (6)
. |Z postislanding (h)| .
It is clear that during islanding, the impedance at the PCC for switching frequencies increases due to the absence of the low impedance shunt component of the grid. It is this increase that also causes an increase in the voltage harmonics that appear at the PCC, which is the basis of the detection method. However, as the capacitance of the RLC load increases, the postislanding impedance for the switching frequencies decreases. Therefore, the difference between the highest level of nonislanded state voltage ripple and islanded state voltage ripple reduce to levels that are not detectable for higher values of load capacitance.
IEEE standard 929 states that the islanding detection method must be able to detect islanding for an RLC load that is resonant at the grid frequency and having a quality factor under 2.5. In order to quantify the detectable zone as a function of load capacitance C, the following Fig. 4 is presented whereby the grid impedance, Z grid , at high PWM frequencies is assumed to be zero for a 2.2 kW power level. The figure shows the variation of harmonic voltage difference ΔV (h) before and after islanding for an RLC load resonant at 50 Hz.
Although the ideal grid condition of 0 Ω for high frequencies has been assumed for analysis of the detection zone, in practice the series grid inductance at the switching frequency will be a finite value, which sets the baseline value of the voltage harmonics above which the trip threshold lies. Furthermore, in reality, the parallel RLC load will have a series impedance component which represents cable effect at the switching frequency as well as ESR of the load capacitance and load inductance as shown in Fig. 5 . Table II for an RLC load resonant at 50 Hz (the value for L is chosen for resonance at 50 Hz).
In Fig. 6 , islanding is detectable if the magnitude of the postislanding voltage ripple lies above the detection threshold plane. The detection threshold plane is defined as a value that is 5% larger than the worst case value of voltage ripple present under normal operation (i.e., when no RLC load is connected to the 
IV. ISLANDING DETECTION

A. Detection Algorithm
The block diagram of the islanding detection algorithm is illustrated in Fig. 7 and the detailed flowchart is given in Fig. 8(a) . Voltage at the PCC (V g ) is first attenuated after which it is band-pass filtered. This stage removes the fundamental (50 Hz) signal thereby maximizing the ADC's dynamic range as well as removing out-of-band signals that are not of interest. The ADC digitizes the filtered signal after which the signal is processed in the field-programmable gate array (FPGA). The data processing is overseen by the control logic, which first takes 8192 data samples (20 ms of data = 1 cycle of the fundamental) from the ADC to the FIFO memory and initiates the FFT transform. The higher sampling frequency and hence the 8k size for the FFT is used to increase the FFT process gain, thereby increasing the signal-to-noise ratio (SNR) as the design is a proof of concept. For actual implementation, the sampling rate and resulting FFT size may be reduced dramatically. After the data are processed through the FFT logic, data points except the harmonic sideband components are averaged to obtain the noise floor. The level of the noise floor is subsequently checked for any interference as a form of sanity check. The final part of the algorithm is the comparator logic, which compares the two harmonic components (19.95 and 20.05 kHz) to the detection threshold in the LUT (predefined as worst case ripple +5% for the operating power range). If both components are above the trip limit, the logic asserts the islanding detected signal. This process repeats itself every ∼20 ms (20 ms capture window + FFT process time which depends on the FPGA speed and actual FFT size used in final implementation) and therefore the typical detection time is also ∼20 ms.
B. Noise Immunity From Other Switching Converters
It is possible that other power converter systems operating nearby to the inverter could cause a false trip if the external systems operate at the same switching frequency, thereby causing the magnitude of the voltage harmonics to exceed the threshold value. If noise immunity from other switching converters is a design criterion, the detection logic can be configured to dynamically change the inverter PWM frequency for the subsequent cycle of fundamental frequency upon detection of the first trip condition. The second PWM modulation frequency to be "hopped" to is determined by scanning the adjacent spectrum (20 ± 4 kHz), and selecting a frequency that has a low level of noise present, and is an integer multiple of the grid frequency. If the spectrum of the subsequent cycle also matches the sideband characteristics for islanding condition, it can be determined that actual islanding has taken place and inverter operation ceased. The detailed flowchart of the islanding detection algorithm for multi-inverter operation is illustrated in Fig. 8(b) .
It must be noted that the amount of inverters that can be supported by the islanding detection algorithm is limited to the spectral bandwidth (20 ± 4 kHz in this instance) and therefore Fig. 9 . V P C C , inverter current, and V P C C frequency (RLC load).
optimum utilization may be obtained by interleaving the spectrum. For instance, if ±3 sideband harmonics around 20 kHz are considered (19.75-20.25 kHz), it is observed that the harmonics are separated by 100 Hz and hence occupies a bandwidth of 500 Hz. Therefore, it is possible to interleave another inverter between the harmonic spurs that are separated by 100 Hz, yielding a total bandwidth of 600 Hz for two inverters. Therefore, the 16-24 kHz band can support 13 pairs of inverters, or 26 in total.
As an example, in a residential application, each utility phase in a neighborhood may contain 26 separate inverters. Each inverter must therefore scan the available band and self-allocate a suitable switching frequency before initiating power switching.
V. SIMULATION OF THE ISLANDING ALGORITHM
The algorithm has been simulated in MATLAB using the SimPowerSystems toolbox to validate its performance. The first simulation test case consists of islanding under an RLC load that is resonant at 50 Hz where the RLC parameters are listed in Table III . Furthermore, the PWM frequency hopping multiinverter (two inverters simulated) islanding detection algorithm has been validated in Simulink for which the conditions are also shown in Table III .
A. Simulation Case 1-RLC Resonant Load
Since the RLC load is resonant at 50 Hz, the islanding condition lies in the NDZ of the OVP/UVP and OFP/UFP methods. Figs. 9 and 10 show the V PCC , inverter current, and V PCC spectral content variation over time. It can be observed that the islanding is successfully detected after 20 ms (1 electrical cycle) after islanding occurs.
After islanding, the magnitude and the frequency of V PCC 's fundamental component continue to be unaffected, but the voltage ripple of the 19.95 kHz component (and 20.05 kHz) increases to 77 mV from 49 mV after islanding. Therefore, islanding is successfully detected, as the detection threshold is 76 mV.
B. Simulation Case 2-Detection of Islanding Under Multiple Inverter Operation
In the situation where immunity from false tripping due to other converters operating with the same PWM frequency is required, the adaptive PWM hopping method can be used at the cost of increasing the detection time from ∼20 to ∼40 ms (2 electrical cycles).
The simulation can be summarized as follows, where the device under test in which the islanding detection algorithm is applied is referred to as "Inverter 1" and the external system that causes interference is referred to as "Inverter 2." Initially, "Inverter 2" is nonoperational and "Inverter 1" feeds power to the utility grid. At t = 0.6 s, "Inverter 2" starts operating at the same 10 kHz device switching frequency (20 kHz harmonics generated), which causes the harmonics seen at the PCC to increase as shown in Fig. 11 .
At t = 0.62 s, upon detection that the harmonic voltage limits have been exceeded, the islanding prevention algorithm of "Inverter 1" scans the adjacent spectrum for a suitable frequency with low interference, and changes its PWM frequency to 10.5 kHz (harmonics at 21 kHz). After the subsequent electrical cycle (at t = 0.64 s), the FFT of V PCC reveals that the harmonic spectrum for "Inverter 1" is below the limits that would be identified as being islanded. Therefore, "Inverter 1" continues to operate at 21 kHz. At t = 0.68 s, actual islanding occurs where the breaker opens and therefore the two inverters (both operating at 2.2 kW) continue to power the local resistive load. At t = 0.7, the islanding detection algorithm detects the increased voltage harmonics and therefore changes the PWM frequency to 9.5 kHz (causing voltage harmonics to appear at 19 kHz). In the following electrical cycle (t = 0.72), it can be seen in Fig. 11 that despite the frequency jump, the harmonics Fig. 11 . Time-domain variation of the V P C C spectral content (two inverter case). are still at the increased level (234 mV). Therefore, at t = 0.72 s, islanding is detected since the algorithm detected increased harmonics in two consecutive cycles of the grid voltage.
The proposed algorithm for islanding detection has therefore been shown to provide immunity from false tripping due to external power converters operating at the same PWM frequency.
VI. DESIGN OF ISLANDING DETECTION HARDWARE
A. Voltage Detection Hardware Design
The detection of the small signal high frequency components present at the PCC can be achieved by sampling the grid voltage through an ADC converter. However, since most commercially available voltage transducers are not able to detect signals with bandwidth exceeding 20 kHz, a resistor divider-based circuit is designed where the isolation between the high voltage side and the low voltage controller is introduced after the ADC stage with the use of ADUM1400 digital isolators.
The resistor divider attenuates the grid voltage by a factor of 52 (34.32 dB) in order to reduce the peak value of the signal to under ±7 V so as to be compatible with the analog signal conditioning circuit.
In order to maximize the dynamic range of the ADC, the fundamental grid frequency component is removed by filtering and the remaining high frequency signal is amplified prior to digitization. An active band-pass filter was designed for this purpose, which also serves as the antialiasing filter for the ADC. Fig. 12 shows the frequency response of the fourth-order multiple feedback Chebyshev band-pass filter that was designed for the filtering. Since the dominant switching harmonics appear at 20 kHz, the pass-band of the filter was chosen to be between 16 and 24 kHz with a gain of 34 dB and attenuation at the fundamental frequency (50 Hz) of -87 dB.
This configuration allows the full dynamic range of the ADC to be utilized while preventing saturation of the ADC at the highest value of ripple voltage (i.e., when islanding takes place with a purely resistive load). The schematic of the op-ampbased filter circuit is shown in Fig. 13 . A 16-bit SAR ADC converter (ADS8422) thereafter digitizes the signal with a sampling frequency of 409.6 kSPS. The ADC output is carried in Fig. 12 . Voltage-sensing circuit band-pass filter frequency response. an 8-bit data bus and therefore the data bus is clocked at twice the sampling frequency. The ADC is interfaced through three ADUM1400 digital isolator chips, which provide the galvanic isolation required for safety. An NI cRIO-9082 controller is used for processing the data for the experimental demonstration.
B. Inverter Current Detection Circuit Hardware Design
A current-sensing circuit has been designed with similar band-pass characteristics as the voltage-sensing circuit with an independent ADC. Although the current-sensing circuit is not used in the detection of islanding, it serves the purpose of measuring the grid impedance at 20 kHz frequency for analysis purposes.
The current-sensing element consists of a 10 mΩ shunt resistor through which the inverter current passes. The voltage signal that appears across the resistor due to the PWM ripple current is small in magnitude and therefore the succeeding filter stage is designed with a high gain at the pass band frequency. For instance, if the ripple current magnitude is assumed to be 0.3% of the fundamental current, the rms value of voltage present across the shunt resistor due to the ripple current is only 275 μV.
The filter circuit consists of a sixth-order multiple feedback Chebyshev band-pass filter with a pass band of 16-24 kHz, pass band gain of 60 dB and attenuation of -115.7 dB at 50 Hz. Since the filter contains six poles, it is implemented with three op-amps.
VII. EXPERIMENTAL RESULTS
The experimental setup used for the islanding tests is shown in Fig. 14 . The inverter is connected to the grid and the load via a low frequency (50 Hz) isolation transformer. A dedicated 
A. Estimation of Grid Impedance
The magnitude of the grid impedance at 20 kHz (|Z grid (20 kHz)|) can be estimated by measuring the magnitude of the high frequency components of V PCC and I g during operation of the inverter when the RLC load is not connected. The results that were obtained for the utility grid of the laboratory when the inverter was operating at 2.2 kW are given in Table IV .
The experimentally derived high frequency grid impedance value has been utilized as a starting point for determining the worst case ripple magnitude. It must be noted that in practical realization of the system, the maximum acceptable grid impedance for high frequencies must be determined on a caseby-case basis depending on the grid configuration (for which the detailed analysis is beyond the scope of this paper).
B. Resistive Load Islanding Test
Experimental validation has been carried out for an islanding condition with a purely resistive load (26.2 Ω) at 2.2 kW, and the results are depicted in Figs. 15 and 16 . In Fig. 15 , the bandpass-filtered ADC-captured data are shown together with the magnitude of the 19.95 kHz voltage harmonic component (from the FFT of the band-pass-filtered signal). The islanding takes place at t = 0.011 s, and the system detects the islanding at 0.02 s (9 ms detection time). Since the FFT is performed for each cycle (20 ms), the first FFT magnitude value is lower than the steady-state islanded magnitude since the FFT time window contains both islanded and nonislanded data in the first cycle. It must be noted that the system is allowed to operate after the islanding is detected to observe the behavior under islanding condition. Since the resistive load is not resonant at 50 Hz and due to the difficulty in having an exactly matched active load in the experiment, the dynamic behavior of the system is such that the inverter output frequency increases after the islanding and the inverter is subsequently shut down after a few cycles for protection. Of course, it is possible to implement droop control after the islanding for stable islanded operation, but this is beyond the current scope. Nevertheless, it is evident that the resistive load islanding is detectable. postislanding cases, respectively. It can be seen that the predicted and measured preislanding ripple matches. The higher value of postislanding voltage ripple can be attributed to the series inductance of the load resistor bank, which is neglected in analytical prediction and in numerical simulation.
C. RLC Load Islanding Test
The RLC load-based islanding detection test has been carried out with the conditions depicted in Table V for an inverter power output of 2.2 kW. The resulting waveforms are presented in Fig. 17 and the spectrum of the switching frequency harmonics in Fig. 18 . Islanding takes place at t = 0.051 s and is detected at t = 0.06 s (9 ms detection time). Similar to the resistive case, the first FFT output after the islanding contains both pre-and postislanding data, and therefore the magnitude is initially lower than the steady-state islanded harmonic magnitude. Furthermore, at t = 0.075 s, contact bounce due to arcing occurs on the relay that emulates the islanding and extinguishes at t = 0.082 s. Although this contact bounce causes a transient in the measured voltage for 7 ms, the experiment outcome is not affected. It can be seen that islanding is successfully detected for the RLC load under consideration. The preislanding voltage ripple of the 19.95 kHz component is 55.1 mV and after islanding, it reaches 132.7 mV. The values obtained experimentally compare to the analytical prediction of 57.6 and 131.2 mV for pre-and postislanding cases, respectively. It is observed that the predicted and measured postislanding ripples match better than the purely resistive test case. This is because the load resistor bank's series inductance is the reason for the large difference between the prediction and measurement that appears during the resistive load test. However, it can be seen that in the RLC load test, the capacitance is the dominant shunt component for high frequencies and therefore the series inductance of the load resistor has a negligible effect on the postislanding ripple.
In simulations, the system when islanded with a RLC load that is resonant at 50 Hz is capable of continuous operation. However, during the experimental tests with an RLC load, it was observed that the system becomes unstable after ∼0.5 s of the islanded operation. This is attributed to the noise and other disturbances that occur in the experiment because the PLL and the current control loop is highly sensitive to these disturbances and therefore causes the voltage/frequency to drift beyond the safe limits.
VIII. CONCLUSION
A new islanding detection algorithm has been presented which has the advantage of multi-inverter compatibility compared to similar voltage harmonic monitoring methods.
Furthermore, the difficulty in detection for PWM harmonicbased methods when capacitive loads are present has been analyzed and the detectable conditions as a function of the load's characteristics established. The algorithm has been simulated and two test cases demonstrated experimentally in hardware.
The detection hardware designed and demonstrated herein has been overengineered since the exercise was purely a proof of concept. It follows from analysis of the measured SNR (SNR: 124 dB relative to 340 V peak grid voltage) and spurious free dynamic range (SFDR: 71 dBFS) of the prototype detector that the hardware may be optimized in terms of ADC resolution and sample rate to achieve a tradeoff between performance and cost. In particular, it is feasible to use the integrated 12-bit ADCs that are common in many low-cost DSP/microcontrollers that are used in the control of grid converters.
The requirement for computing power can be minimized by either optimizing the FFT length or by utilizing an optimized version of an FFT algorithm that caters only for the frequency range of interest.
The proposed frequency hopping method may also be suitable for other active islanding detection schemes where low-order harmonics are injected. Further investigations are required for its applicability in these schemes.
